

Faster floating-point square root for integer processors

Guillaume Revy^a, jointly with Claude-Pierre Jeannerod^a, Hervé Knochel^b and Christophe Monat^b

Arénaire INRIA project-team^a / STMicroelectronics Compilation Expertise Centre^b



1. Introduction


► Context & Motivation

- ST231 = **integer processor** for embedded media systems [2] → no FPU
- Emulation of single precision floating-point arithmetic [3]
- Audio/Video (HD-IPTV, cell phones, wireless terminals, PDAs)
→ highly demanding on **floating-point square root** computations
- Fast and **accurate** floating-point arithmetic software for mathematical functions

2. ST231 architecture and compiler

► Architecture

- 4-way VLIW architecture
- 32 × 32 bit multipliers
- Efficient 32-bit immediate encoding (2 per cycle)
- Select instruction to remove branch penalty



► Compiler

- Open64 compiler technology
- Instruction Level Parallelism (ILP) extractor and scheduler
- Select-based if-conversion
- Full ISA access through intrinsics

3. Square root implementation - General principle

► Some properties of the square root function

Input normal single precision floating-point number $x = (-1)^s \cdot m \cdot 2^e$, with $s \in \{0, 1\}$, $e \in \mathbb{N} \cap [-126, 127]$ and $m = 1.f$ with $f = 0.f_1 f_2 \cdots f_{23} \in [0, 1]$

Output correct rounding-to-nearest of \sqrt{x} : $\circ(\sqrt{x})$ or exception

$$\sqrt{x} = \ell \cdot 2^d \text{ and } \circ(\sqrt{x}) = \circ(\ell) \cdot 2^d,$$

with $d = \lfloor e/2 \rfloor$, $\ell = t\sqrt{m}$ and $t \in \{1, \sqrt{2}\}$.

- x = normal number → \sqrt{x} = normal number
- $\circ(\ell) \in [1, 2]$ → no renormalization


► Square root computation steps

1. Input x = 32-bit register → **Unpack** = masks / shifts

x	E ₁ E ₂ E ₃ E ₄ E ₅ E ₆ E ₇ E ₈ f ₁ f ₂ f ₃ f ₄ f ₅ f ₆ f ₇ f ₈ f ₉ f ₁₀ f ₁₁ f ₁₂ f ₁₃ f ₁₄ f ₁₅ f ₁₆ f ₁₇ f ₁₈ f ₁₉ f ₂₀ f ₂₁ f ₂₂ f ₂₃
-----	--

2. Compute d and v : $|v - \ell| \leq 2^{-25}$

→ sufficient condition to get $\circ(\ell)$



- $E = e + 127 \Rightarrow D = d + 127 = \lfloor (E + 127)/2 \rfloor \Rightarrow 1$ bit right shift
- $v \in [1, 2] = 32$ -bit register

v	v ₁ v ₂ v ₃ v ₄ v ₅ v ₆ v ₇ v ₈ v ₉ v ₁₀ v ₁₁ v ₁₂ v ₁₃ v ₁₄ v ₁₅ v ₁₆ v ₁₇ v ₁₈ v ₁₉ v ₂₀ v ₂₁ v ₂₂ v ₂₃ v ₂₄ v ₂₅ v ₂₆ v ₂₇ v ₂₈ v ₂₉ v ₃₀ v ₃₁
-----	--


3. Round/Pack result

→ same format as for input x

► Goals

- Exploit at best the ST231 architecture: ILP/32-bit registers

- Achieve **correct rounding-to-nearest** (even) of \sqrt{x} , for x a **normal number**



- Simpler algorithms/implementations using polynomial approximants evaluation

4. Square root implementation - Methods to achieve v

► Existing methods

- Restoring/Nonrestoring algorithms: one result digit per iteration

- Newton-Raphson/Goldschmidt iterations [1]: refine approximations of \sqrt{m} or $\frac{1}{\sqrt{m}}$

► Our approach: evaluation of polynomial approximants

- Approximate $\sqrt{1 + X}$ for $X \in [0, 1]$ by one or several minimax polynomials
- Evaluate such polynomials with fast, parallel schemes similar to Estrin's

$$a(X) = \underbrace{(a_5X + a_4)}_{r_3} X^4 + \underbrace{((a_3X + a_2)X^2 + (a_1X + a_0))}_{r_2} + \underbrace{r_{21}}_{r_1}$$

⇒ expected scheduling

⇒ exploit ILP/32-bit registers

- Solutions: Poly-5 (3 polynomials/degree 5) / Poly-6 (2 polynomials/degree 6)

5. Results for rounding-to-nearest and normal numbers

► Latencies for generic input values

	2	3	4
Restoring	170	152	147
Nonrestoring	235	181	132
Newton-2	53	49	45
Goldschmidt-2	50	46	42
Goldschmidt-1	45	42	36
Poly-5	53	45	33
Poly-6	42	35	25


→ 25 cycles (previous version: 48 cycles)

→ speedup of ≈ 48 %

→ IPB/IPC: 2.58

→ impact of issue width (2,3,4)

► Pipelined square root computations



→ bound ≈ 15 cycles/execution

► Latencies for special input values

x	±0	±Inf	NaN	< 0
cycles	16	17	17	17

6. Some preliminary results for other rounding modes, numbers and formats

► Other rounding modes

= downward / to zero / upward / faithful

	RN	RD/RZ	RU	FR
1 polynomial	29	31	30	26
2 polynomials	25	27	27	22

- More expensive tests for directed rounding modes
→ low extra cost ≈ 2 cycles (6.8% - 8%)
- No test for faithful rounding

► Subnormal numbers

$$x \in (0, 2^{-e_{min}}) = (0, 2^{-126})$$

	RN	RD/RZ	RU	FR
1 polynomial	33	35	35	30
2 polynomials	30	32	32	27

- Costly test to decide whether x is subnormal
→ extra cost ≈ 5 cycles (17.2 % - 20 %)

► Medium precision / High precision

- High precision (24 bits)

- Medium precision (16 bits)

= same method with polynomials of lower degree

→ with no subnormals / 2 polynomial approximants

Generic input values

	RN	RD/RZ	RU	FR
Medium precision	21	21	24	18
High precision	24	26	26	21

⇒ Graphics applications (OpenGL ES) / GPU (Nvidia/ATI)

Special input values

x	±0	±Inf	NaN	< 0
High precision	15	17	17	17
Medium precision	13	13	13	13

7. Conclusions

- Software implementation: 25 cycles (speedup of ≈ 4